 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| INTEGRATED CIRCUITS 74F273A Octal D flip-flop Product specification IC15 Data Handbook 1996 Mar 12 Philips Semiconductors Philips Semiconductors Product specification Octal D flip-flop 74F273A FEATURES * High impedance inputs for reduced loading (20A in Low and High states) * * * * * * * All outputs will be forced Low independently of Clock or Data inputs by a Low voltage level on the MR input. The device is useful for applications where the true output only is required and the CP and MR are common to all elements. TYPE 74F273A TYPICAL fMAX 170MHz TYPICAL SUPPLY CURRENT (TOTAL) 25mA Ideal buffer for MOS microprocessor or memory Eight edge-triggered D-type flip-flops Buffered common clock Buffered asynchronous Master Reset See 74F377A for clock enable version See 74F373 for transparent latch version See 74F374 for 3-State version PACKAGES ORDERING INFORMATION COMMERCIAL RANGE VCC = 5V10%; Tamb = 0C to +70C 74F273AN 74F273AD PKG. DWG. # SOT146-1 SOT163-1 DESCRIPTION The 74F273 has eight edge-triggered D-type flip-flops with individual D inputs and Q outputs. The common buffered Clock (CP) and Master Reset (MR) inputs load and reset (clear) all flip-flops simultaneously. The register is fully edge-triggered. The state of each D input, one setup time before the Low-to-High clock transition, is transferred to the corresponding flip-flop's Q output. 20-pin plastic DIP 20-pin plastic SOL INPUT AND OUTPUT LOADING AND FAN-OUT TABLE PINS D0 - D7 MR CP Q0 - Q7 Data inputs Master Reset input (active-Low) Clock pulse input (active rising edge) Data outputs DESCRIPTION 74F(U.L.) HIGH/LOW 1.0/0.033 1.0/0.033 1.0/0.033 50/33 LOAD VALUE HIGH/LOW 20A/20A 20A/20A 20A/20A 1.0mA/20mA PIN CONFIGURATION MR Q0 D0 D1 Q1 Q2 D2 D3 Q3 1 2 3 4 5 6 7 8 9 20 19 18 17 16 15 14 13 12 11 VCC Q7 D7 D6 Q6 Q5 D5 D4 Q4 CP LOGIC SYMBOL 3 4 7 8 13 14 17 18 D0 11 1 CP MR D1 D2 D3 D4 D5 D6 D7 Q0 Q1 Q2 Q3 Q4 Q5 Q6 Q7 GND 10 2 VCC = Pin 20 GND = Pin 10 5 6 9 12 15 16 19 SF00346 SF00347 1996 Mar 12 2 853-0066 16555 Philips Semiconductors Product specification Octal D flip-flop 74F273A LOGIC SYMBOL (IEEE/IEC) 1 11 R C1 3 4 7 8 13 14 17 18 1D 2 5 6 9 12 15 16 19 SF00348 LOGIC DIAGRAM D0 3 11 CP D1 4 D2 7 D3 8 D4 13 D5 14 D6 17 D7 18 D CP RD 1 MR Q D CP RD Q D CP RD Q D CP RD Q D CP RD Q D CP RD Q D CP RD Q D CP RD Q VCC = Pin 20 GND = Pin 10 2 Q0 5 Q1 6 Q2 9 Q3 12 Q4 15 Q5 16 Q6 19 Q7 SF00349 FUNCTION TABLE INPUTS MR L H H H h L l X = = = = = = CP X Dn X h l OUTPUTS Q0 - Q7 L H L Reset (clear) Load "1" Load "0" OPERATING MODE High voltage level High voltage level one set-up time prior to the Low-to-High clock transition Low voltage level Low voltage level one set-up time prior to the Low-to-High clock transition Don't care Low-to-High clock transition 1996 Mar 12 3 Philips Semiconductors Product specification Octal D flip-flop 74F273A ABSOLUTE MAXIMUM RATINGS (Operation beyond the limit set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free air temperature range.) SYMBOL VCC VIN IIN VOUT IOUT Tamb Tstg Supply voltage Input voltage Input current Voltage applied to output in High output state Current applied to output in Low output state Operating free air temperature range Storage temperature range PARAMETER RATING -0.5 to +7.0 -0.5 to +7.0 -30 to +5 -0.5 to VCC 40 0 to +70 -65 to +150 UNIT V V mA V mA C C RECOMMENDED OPERATING CONDITIONS SYMBOL VCC VIH VIL IIk IOH IOL Tamb Supply voltage High-level input voltage Low-level input voltage Input clamp current High-level output current Low-level output current Operating free air temperature range 0 PARAMETER MIN 4.5 2.0 0.8 -18 -1 20 +70 LIMITS TYP 5.0 MAX 5.5 V V V mA mA mA UNIT C 1996 Mar 12 4 Philips Semiconductors Product specification Octal D flip-flop 74F273A DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.) SYMBOL PARAMETER MR & CP VOH High-level output voltage inputs other inputs VOL VIK II IIH IIL IOS ICC Low-level output voltage TEST CONDITIONS1 VCC = MIN, VIL = 0.0V3, VIH = 4.5V3, IOH = MAX VCC = MIN, VIL = MAX, VIH = MIN, IOH = MAX VCC = MIN, VIL = MAX, VIH = MIN, IOH = MAX Input clamp voltage Input current at maximum input voltage High-level input current Low-level input current Short-circuit output current4 ICCH ICCL VCC = MIN, II = IIK VCC = 0.0V, VI = 7.0V VCC = MAX, VI = 2.7V VCC = MAX, VI = 0.5V VCC = MAX VCC = MAX -60 24 27 10%VCC 5%VCC 10%VCC 5%VCC 10%VCC 5%VCC MIN 2.5 2.7 2.5 2.7 3.4 0.30 0.30 -0.73 0.50 0.50 -1.2 100 20 -20 -150 38 43 3.4 LIMITS TYP2 MAX V V V V V V V A A A mA mA UNIT Supply current (total) mA NOTES: 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type. 2. All typical values are at VCC = 5V, Tamb = 25C. 3. To reduce the effect of external noise during test. 4. Not more than one output should be shorted at a time. For testing IOS, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a high output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, IOS tests should be performed last. AC CHARACTERISTICS FOR 'F273A LIMITS Tamb = +25C VCC = +5.0V CL = 50pF RL = 500 Min fMAX tPLH tPHL tPHL Maximum clock frequency Propagation delay CP to Qn Propagation delay MR to Qn 1 1 2 150 3.5 5.0 5.0 Typ 170 5.0 7.0 7.0 8.0 9.5 9.0 Max Tamb = 0C to +70C VCC = +5.0V 10% CL = 50pF RL = 500 Min 125 3.0 4.5 5.0 9.0 10.0 9.5 Max MHz ns ns SYMBOL PARAMETER WAVEFORM UNIT 1996 Mar 12 5 Philips Semiconductors Product specification Octal D flip-flop 74F273A AC SETUP REQUIREMENTS FOR 'F273A LIMITS Tamb = +25C VCC = +5.0V CL = 50pF RL = 500 Min ts(H) ts(L) th(H) th(L) tw(H) tw(L) tw(L) tREC Setup time, High or Low Dn to CP Hold time, High or Low Dn to CP Clock pulse width High or Low Master Reset pulse width, Low Recovery time MR to CP 3 3 1 2 2 3.0 2.0 0.5 0.0 4.5 3.5 3.0 4.0 Typ Max Tamb = 0C to +70C VCC = +5.0V 10% CL = 50pF RL = 500 Min 2.5 2.5 2.5 1.0 5.0 4.0 3.5 5.0 ns ns ns ns Max SYMBOL PARAMETER WAVEFORM UNIT AC WAVEFORMS 1/fmax CP VM tw(H) tPHL VM tw(L) tPLH VM VM VM Dn VM ts(H) CP VM th(H) VM ts(L) VM th(L) Qn VM VM SF00294 Waveform 1. Propagation Delay, Clock Input to Output, Clock Pulse Width, and Maximum Clock Frequency SF00191 Waveform 3. Data Setup and Hold Times NOTE: For all waveforms, VM = 1.5V. The shaded areas indicate when the input is permitted to change for predictable output performance. MR VM tw(L) VM tREC VM CP tPHL Qn VM SF00158 Waveform 2. Master Reset Pulse Width, Master Reset to Output Delay and Master Reset to Clock Recovery Time 1996 Mar 12 6 Philips Semiconductors Product specification Octal D flip-flop 74F273A TEST CIRCUIT AND WAVEFORMS VCC 7.0V VIN PULSE GENERATOR RT D.U.T. VOUT RL NEGATIVE PULSE 90% VM 10% tTHL (tf ) CL RL tTLH (tr ) 90% POSITIVE PULSE 10% tTHL (tf ) AMP (V) 90% VM tw 10% 0V tw VM 10% tTLH (tr ) 0V AMP (V) 90% Test Circuit for Open Collector Outputs SWITCH POSITION TEST tPLZ tPZL All other SWITCH closed closed open VM Input Pulse Definition DEFINITIONS: RL = Load resistor; see AC electrical characteristics for value. CL = Load capacitance includes jig and probe capacitance; see AC electrical characteristics for value. RT = Termination resistance should be equal to ZOUT of pulse generators. INPUT PULSE REQUIREMENTS family amplitude VM 74F 3.0V 1.5V rep. rate 1MHz tw 500ns tTLH 2.5ns tTHL 2.5ns SF00128 1996 Mar 12 7 Philips Semiconductors Product specification Octal D flip-flop 74F273A DIP20: plastic dual in-line package; 20 leads (300 mil) SOT146-1 1996 Mar 12 8 Philips Semiconductors Product specification Octal D flip-flop 74F273A SO20: plastic small outline package; 20 leads; body width 7.5 mm SOT163-1 1996 Mar 12 9 Philips Semiconductors Product specification Octal D flip-flop 74F273A Data sheet status Data sheet status Objective specification Preliminary specification Product specification Product status Development Qualification Definition [1] This data sheet contains the design target or goal specifications for product development. Specification may change in any manner without notice. This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make chages at any time without notice in order to improve design and supply the best possible product. This data sheet contains final specifications. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product. Production [1] Please consult the most recently issued datasheet before initiating or completing a design. Definitions Short-form specification -- The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook. Limiting values definition -- Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability. Application information -- Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Disclaimers Life support -- These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application. Right to make changes -- Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified. Philips Semiconductors 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088-3409 Telephone 800-234-7381 (c) Copyright Philips Electronics North America Corporation 1998 All rights reserved. Printed in U.S.A. print code Document order number: Date of release: 10-98 9397-750-05113 Philips Semiconductors yyyy mmm dd 10 |
Price & Availability of 74F273A
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |